企业 个人 用户名 密码   忘记密码?
站内 站外
风格设定:
论坛 博客 会展
论坛 博客 会展
 
NS系统测试接口系统解决方案
作者:    时间:2008-09-10    来源:eaw 
 
      


Complex circuit board designs typically use multiple IEEE 1149.1 (JTAG) access points for FPGA configuration, Flash programming, emulation, and test. By incorporating Nationals JTAG mux products, multiple JTAG headers can be eliminated and isolation of components can be improved. The JTAG mux can further extend the utility of the JTAG bus by allowing a multi-drop JTAG configuration in a backplane environment. This capability provides access to advanced features across multiple cards at higher levels of system integration, such as high-speed interconnect test when using Nationals innovative LVDS with JTAG accessible at-speed BIST.
Component Highlights

*Multidrop JTAG Mux - Simplifies access to multiple JTAG chains, and enables multi-drop JTAG access.

*Embedded JTAG Master - Converts Parallel bus data to JTAG for embedded vector delivery.

*LVDS SerDes - JTAG accessible at-speed BIST verifies high-speed LVDS interconnect integrity.

1 LVDS SerDes With IEEE 1149.1
DS92LV1260TUJB
SCAN921023SLC
SCAN921023SLCX
2 Multidrop JTAG Multiplexer
SCANSTA101SM
SCANSTA101SMX
SCANSTA112SM
3 Embedded JTAG Master
SCANSTA101SM
SCANSTA101SMX
SCANSTA112SM

标签:  NS  测试  接口  嵌入式


  发表评论

昵称: 验证码:
内容:
 
相关新闻
 · NS推出新型PBGA封装单芯片
 · NS是微软公司智能型显示技术的合作伙伴
 · TransDimension与ARM合
 · Data Transit推出Bus D
 · Spansion的Fab 25工厂现在
 · TRANSDIMENSION公司发布单
 · Spansion加强在全球各地的设计中
 · NS为音频放大器提供WEBENCH网上
最新资讯
 · Microchip MCP3424 A
 · Colibrys MS9000惯性ME
 · TI DAC9881 18位低噪声DA
 · NS LMK04000低噪音精密时钟方
 · TD-SCDMA MBMS无线网络规划
 · ADI震动分析仪解决方案
 · TI ADS5474 400MSPS
 · ST LCD监视器解决方案
 
  站内 站外
  Copyright(C)2008 Electronic Design & Application World All rights reserved.  《电子设计应用》杂志社 版权所有
联系电话:(86)10-66421136 66421836 66423836   传真:(86)10-66423936   京ICP备05012822号