>
首页 » 解决方案 » Actel IGLOO FPGA视频解决方案

Actel IGLOO FPGA视频解决方案

作者:  时间:2008-07-23 09:23  来源:eaw
Actel公司的IGLOO低功耗闪存FPGA系列采用Flash Freeze技术和单片ProASIC3 FPGA架构,工作电压1.2 V / 1.5 V,功耗可低至5 µW,有多达300万系统门和504kb真正双端口SRAM,多达6个嵌入式PLL和多达620 个用户I/O,能为手提LCD控制应用提供无与伦比的低功耗解决方案。本文介绍了IGLOO低功耗闪存FPGA系列的主要性能以及IGLOO视频开发套件主要性能,演示板和详细的电路图。

IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
The Actel IGLOO family of reprogrammable, full-featured flash FPGAs is designed to meet the demanding power, area, and cost requirements of todays portable electronics. Based on the Actel nonvolatile flash technology and single-chip ProASIC3 FPGA architecture, the 1.2 V / 1.5 V operating voltage family offers the industrys lowest power consumption—as low as 5 µW. The IGLOO family supports up to 3 million system gates with up to 504 kbits of true dual-port SRAM, up to 6 embedded PLLs, and up to 620 user I/Os.

IGLOO低功耗闪存FPGA主要特性和优势:
Features and Benefits
Low Power
1.2 V or 1.5 V Core Voltage for Low Power
Supports Single-Voltage System Operation
5 μW Power Consumption in Flash*Freeze Mode
Low-Power Active FPGA Operation (from 12 μW)
Flash*Freeze Technology Enables Ultra-Low Power Consumption while Maintaining FPGA Content
Easy Entry to / Exit from Ultra-Low-Power Flash*Freeze Mode
High Capacity
15 k to 1 Million System Gates
Up to 144 kbits of True Dual-Port SRAM
Up to 300 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
In-System Programming (ISP) and Security
Secure ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM®-enabled IGLOO™ devices) via JTAG (IEEE 1532–compliant)†
FlashLock® to Secure FPGA Contents
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
700 Mbps DDR, LVDS-Capable I/Os (AGL250 and above)
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 4 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X†, and LVCMOS 2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS (AGL250 and above)
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold-Sparing I/Os‡
Programmable Output Slew Rate† and Drive Strength
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the IGLOO Family
Clock Conditioning Circuit (CCC) and PLL†
Six CCC Blocks, One with an Integrated PLL
Configurable Phase Shift, Multiply/Divide, Delay Capabilities, and External Feedback
Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Embedded Memory†
1 kbit of FlashROM User Nonvolatile Memory
SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
True Dual-Port SRAM (except ×18)
ARM Processor Support in IGLOO FPGAs
M1 IGLOO Devices—Cortex™-M1 Soft Processor Available with or without Debug

IGLOO低功耗闪存FPGA系列:



The IGLOO video demo kit, developed and offered by Actels solution partner Attodyne, consists of an IGLOO video demo board and your choice of a LCD adapter board. You can choose from a series of plug-and-play display adapter boards mounted with different LCDs, ranging from 2.7 to 7 and resolution from QVGA (320x240) to SVGA (800x480). The video demo board has an IGLOO device that interfaces with several video/image sources, including DVI input and CMOS Sensor. In addition, off-chip memory is provided for data buffer and storage. The kit is initially available with an LCD adapter board containing 7 LCD panel from Toshiba, and is followed by more adapter boards with panels from other manufacturers. Please refer to the users guide for more details or contact Attodyne.

The IGLOO Video Demo Kit is a versatile development platform that demonstrates various video functions on an Actel IGLOO FPGA. The
video demo kit can be used to evaluate different video reference designs
for both video performance and power consumption. It can shorten
product development cycles by leveraging the board’s spectrum of
possible applications.



图1.IGLOO视频开发套件方框图

IGLOO视频开发套件所包括内容:
Demo Kit Contents
The IGLOO Video Demo kit includes the following
IGLOO video demo board
Display adapter board
DVI cable
Power supply adapter
CD with documents, board schematics, and a programming file (STAPL) for the FPGA for a sample design

IGLOO视频演示版包括内容:
IGLOO Video Demo Board
The IGLOO video demo board consists of the following main components:
IGLOO AGL600-FG256 device
DVI Receiver
2M x 32 SDRAM
64M SPI Flash
USB MCU
Switching regulators
2 k EEPROM (contains VESA EDID 1.3 information)

视频演示版主要特性:
Rapid evaluation and development platform with choice of multiple LCDs
Flexibility of demonstrating different IP cores for display applications
Ultra-low power IGLOO FPGA with Flash*Freeze technology
5 µW of standby power and 2 seconds in/out of Flash*Freeze mode
Free evaluation of IP cores with customizable display functions
On-Board Devices
Ultra-low power IGLOO AGL600-FG256 FPGA device
2 MB x 32 SDRAM for frame buffer
64 MB flash for image and data storage
Interfaces
5 user buttons and reset
2 RJ-45 connectors for 8 pairs of LVDS outputs
Plug-and-play to display adapter board via 50-pin connector
DVI-D input
26-bit connector for Micron CMOS Sensor headboard
JTAG programming connector



图2. 视频演示版外形图
下面是视频演示版电路图:



图3. 视频演示版电路图(1)



图4. 视频演示版电路图(2)



图5. 视频演示版电路图(3)



相关推荐

没有退路的FPGA与晶圆代工业者

FPGA  晶圆代工  2014-01-03

采用FPGA的可编程电阻的设计结构分析

FPGA  电阻  2013-09-24

从FPGA的制程竞赛看英特尔与Fabless的后续变化

FPGA  Fabless  2013-07-16

物联网融合自动化推动高效生产模式变革

物联网  FPGA  SoC  2013-07-09

14纳米FPGA展现突破性优势

14纳米  FPGA  2013-06-20

高清视频监控FPGA应用迎来小高峰

视频监控  FPGA  2013-06-20
在线研讨会
焦点