>
首页 » 业界动态 » VHDL 4.0 Approved by Accellera

VHDL 4.0 Approved by Accellera

作者:  时间:2008-02-21 09:55  来源:

Accellera, the electronics industry organization focused on Electronic Design Automation (EDA) standards, announced today that its members and Board of Directors have approved the VHDL 4.0 standard specification. VHDL 4.0 is a refinement of VHDL 3.0 (approved by Accellera in October 2006) based on feedback from trial implementations. Accellera has immediate plans to release VHDL 4.0 to the IEEE for balloting in 2008 and to support the IEEE 1076?2008 balloting process.

VHDL 4.0 addresses over 90 issues that were discovered during the trial implementation period for the VHDL 3.0 version. These encompass enhancements to major new areas introduced by VHDL 3.0 including generic types, Intellectual Property (IP) protection, Property Specification Language (PSL) integration, VHPI (VHDL Application Programming Interface (API)) integration, and the introduction of fixed and floating point types.

"We have established an effective process for delivering standards in a timely manner and transferring them to the IEEE," said Shrenik Mehta, chairman of Accellera. "The IEEE gave us permission to revise the VHDL language and continue to improve it, thereby addressing the needs of the VHDL community."

Jim Lewis, chair of the VHDL Analysis and Standards Group (VASG), added, "The VASG has plans in place to bring Accellera's VHDL 4.0 to IEEE for balloting as IEEE 1076-2008. We are pleased that these VHDL language extensions and productivity enhancements are being standardized for industry adoption with Accellera's support."


"Accellera's efforts to enhance VHDL are continuing," remarked Lance Thompson, Accellera's
VHDL Technical Subcommittee (TSC) Chair. "Over the past 18 months, Aldec, Cadence Design Systems and Mentor Graphics have created trial implementations, which have helped us clarify the documentation in the areas that were introduced in VHDL 3.0. In addition, we've also incorporated issues resolved by the VASG's Issues Screening and Analysis Committee (ISAC)."

A copy of Accellera's October 2006 VHDL 3.0 news release is at www.accellera.org/pressroom/2006/AccelleraVHDL100906.pdf.

Call for Participation
To participate in Accellera's VHDL efforts, please contact Lynn Horobin at lynnh@accellera.org and request to join the VHDL Technical Subcommittee.

Availability
The VHDL 4.0 standard is available to Accellera members and Accellera VHDL Technical
Subcommittee members at www.accellera.org .

相关推荐

武汉争夺半导体产业第三极 引发蝴蝶效应

半导体  EDA  2013-05-28

武汉争夺半导体产业第三极

新思科技  EDA  2013-05-24

新思科技收购微捷码一事达成最终协议

新思科技  芯片设计  EDA  2011-12-02

ARM与Cadence签署了新的EDA技术应用长期协议

Cadence  EDA  2011-10-27

SpringSoft发表Verdi VIA交流平台

SpringSoft  EDA  Verdi  VIA   2011-10-25

MathWorks HDL工具新添Xilinx FPGA硬件验证功能

MathWorks  EDA  Simulator  Link 3.3  2011-06-10
在线研讨会
焦点